

IN THE DRAWINGS

Please find enclosed a replacement for Fig. 6, in which one of the labels has been corrected, as indicated in red, so that the label is consistent with the last paragraph of page 10 of the specification.

IN THE CLAIMS

Please amend the claims below as follows:

- A1
- 1 1. (AMENDED) Apparatus for enabling an instruction to control data flow bypassing hard-  
2 ware within a processor of a programmable processing engine, the apparatus comprising:  
3 a pipeline of the processor, the pipeline having a plurality of stages including instruc-  
4 tion decode, writeback and execution stages, the execution stage having a plurality of parallel  
5 execution units; and  
6 an instruction set of the processor, the instruction set defining a register decode value,  
7 that specifies one of a first register decode value which defines source operand bypassing,  
8 and a second register decode value that defines result bypassing from a previous instruction  
9 executing in pipeline stages of the processor.

- A2 Sub C1
- 1 3. (AMENDED) The apparatus of Claim 2 wherein the register decode value comprises:  
2 said second register decode value is a result bypass (RRB) operand and said first reg-  
3 ister decode value is an inter-unit result bypass (RISB) operand, each of which explicitly  
4 controls data flow within the pipeline of the processor.

- A3
- 1 9. (AMENDED) A method for enabling an instruction to control data flow bypassing hard-  
2 ware within a pipelined processor of a programmable processing engine, the method com-  
3 prising the steps of:  
4 defining a register decode value that specifies one of a first register decode value  
5 which defines source operand bypassing and a second register decode value that defines re-  
6 sult bypassing from a previous instruction executing in pipeline stages of the processor; and

A3 7 identifying a pipeline stage register for use as a source operand in an instruction con-  
8 taining the register decode value.

1 10. (AMENDED) The method of Claim 9 further comprising the step of explicitly control-  
2 ling data flow within the pipeline stages of the processor through the use of a register result  
3 bypass (RRB) operand in said second register decode value.

---

A4 1 13. (AMENDED) The method of Claim 12 wherein the step of identifying further comprises  
2 the steps of:

3 explicitly specifying the pipeline stage register to be used as the source operand for  
4 the instruction.

5  
1 14. (AMENDED) The method of Claim 13 further comprising:  
2 encoding the RRB operand in fewer bits than a regular register operand.

Sub C3 1 15. (AMENDED) The method of Claim 14 further comprising:  
2 sharing source operand data among the parallel execution units of the pipelined proc-  
3 essor through the use of a source bypass (RISB) operand in said first register decode value.

---

A5 1 19. (AMENDED) A computer readable medium containing executable program instructions  
2 for enabling an instruction to control data flow bypassing hardware within a pipelined proc-  
3 essor of a programmable processing engine, the executable program instructions comprising  
4 program instructions for:  
5 defining a register decode value that specifies one of a first register decode value that  
6 defines source operand bypassing and a second register decode value that defines result by-  
7 passing from a previous instruction executing in pipeline stages of the processor; and  
8 identifying a pipeline stage register for use as a source operand in a current instruc-  
9 tion containing the register decode value.

---

Please add the following claims:

37 CFR 1.126  
1 <sup>22</sup> 20. (NEW) A processor comprising:

2 an execution unit having an input and an output;  
3 an input register connected to said input and said output of said execution unit; and  
4 a register decode value that specifies bypassing data from said output of said execution unit to said input register during a write back cycle transferring said data to a register file.  
6

1 <sup>22</sup> 21. (NEW) The processor of claim <sup>22</sup> 20 further comprising:

2 <sup>23</sup> a first instruction having at least one first source operand and a first destination operand;  
3 and;  
4 a second instruction having at least one second source operand and a second destination operand, said at least one second source operand is the same as said first destination operand; and  
6 means for replacing said at least one second source operand with said register decode value.  
8

1 <sup>23</sup> 22. (NEW) The processor of claim <sup>23</sup> 21 further comprising:

2 <sup>24</sup> means for loading said at least one first source operand from said register file.

1 <sup>23</sup> 23. (NEW) The processor of claim <sup>23</sup> 21 further comprising:

2 <sup>25</sup> means for loading said at least one first source operand from a memory.

1 <sup>23</sup> 24. (NEW) The processor of claim <sup>23</sup> 21, said means for replacing further comprising:

2 <sup>26</sup> an instruction decode mechanism.

1 <sup>23</sup> 25. (NEW) The processor of claim <sup>23</sup> 21 further comprising:

2 <sup>27</sup> said register decode value having fewer bits than said second at least one source operand.  
3 and.

1 <sup>28</sup> 26. (NEW) A processor comprising:

Sub  
C4

Cont  
E1  
A16

2 a first execution unit having at least one first input and a first output;  
3 at least one second execution unit having at least one second input and a second out-  
4 put;  
5 a first input register connected to said at least one first input;  
6 a second input register;  
7 a multiplexer having a first input from said first input register, a second input from  
8 said second input register, and an output to said at least one second execution unit; and  
9 a register decode value that specifies bypassing data from said first input register to  
10 said at least one second execution unit via said multiplexer.

78  
1 <sup>27</sup> (NEW) The processor of claim <sup>26</sup> further comprising:  
2 <sup>29</sup> a first instruction having at least one first source operand and a first destination, said  
3 first execution unit processing said first instruction;  
4 a second instruction having at least one second source operand and a second destina-  
5 tion operand, said at least one second source operand is the same as said at least one first  
6 source operand; and  
7 means for replacing said at least one second source operand with said register decode  
8 value.

29  
1 <sup>28</sup> (NEW) The processor of claim <sup>27</sup> further comprising:  
2 <sup>30</sup> a register file connected to said first and second input registers; and  
3 means for loading said at least one first and said at least one second source operands  
4 from said register file.

29  
1 <sup>29</sup> (NEW) The processor of claim <sup>27</sup> further comprising:  
2 <sup>31</sup> a memory connected to said first and second input registers; and  
3 means for loading said at least one first and said at least one second source operands  
4 from said memory.

29  
1 <sup>30</sup> (NEW) The processor of claim <sup>27</sup>, said means for replacing further comprising:  
2 <sup>32</sup>